Development and Validation of an optimized syndromes block for reed solomon decoder

نویسندگان

چکیده

Reed Solomon decoder plays an indispensable role in many applications involving data transmission, storage and Video broadcasting DVB-T DVB-S2. In this work we propose a new optimized parallel syndrome block [67] for the RS code (15,11) used digital DVB-T. Therefore, proposed is compared to serial existing. On basis of technique architecture based on three syndromes developed. This reduces both energy consumption number iterations. The (15, 11) composed 255 symbols that are multiples 3. entered block. These decoding algorithms developed with existing algorithms, they evaluated through simulation using hardware description language VHDL, then implemented Xilinx Spartan type FPGA card XILINX software.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

development and implementation of an optimized control strategy for induction machine in an electric vehicle

in the area of automotive engineering there is a tendency to more electrification of power train. in this work control of an induction machine for the application of electric vehicle is investigated. through the changing operating point of the machine, adapting the rotor magnetization current seems to be useful to increase the machines efficiency. in the literature there are many approaches wh...

15 صفحه اول

An Area-Efficient Euclidean Algorithm Block for Reed-Solomon Decoder

This paper presents a new area-efficient architrecture to implement the Euclidean algorithm, which is frequently used in Reed-Solomon decoders. The RS (255,239) decoder using the Euclidean algorithm has been implemented with 0.13m CMOS technology with a supply voltage of 1.1V . We investigate hardware complexity, clock frequency and data processing rate for this Euclidean algorithm block. The r...

متن کامل

A Universal Reed-Solomon Decoder

Two architecturesfor universal Reed-Solomon decoders are given. These decoders, called time-domain decoders, work directly on the raw data word as received without the usual syndrome calculation or power-sum-symmetric functions Up to the limitations of the working registers, the decoders can decode any Reed-Solomon codeword or BCH codeword in the presence of both errors and erasures. Provision ...

متن کامل

Reed Solomon Decoder: TMS320C64x Implementation

This application report describes a Reed Solomon decoder implementation on the TMS320C64x DSP family. Reed Solomon codes have been widely accepted as the preferred (ECC) error control coding scheme for ADSL networks, digital cellular phones and high-definition television systems. The reason for their widespread prevalence is their excellent robustness to burst errors. Programmable implementati...

متن کامل

Reed - Solomon Decoder Group 3

The diagram below shows the high level architecture of the Reed-Solomon decoder. It also indicates communication between modules using FIFOs. The blocks highlighted in orange are the primary modules of the algorithm, and are thus also the most complex. The primary modules receive t, and the error corrector received k from the iteration control module through FIFO decoupled paths. This detail is...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: ITM web of conferences

سال: 2023

ISSN: ['2271-2097', '2431-7578']

DOI: https://doi.org/10.1051/itmconf/20235203008